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P I  ABSTRACT 
A power distribution system includes a plurality of 
power sources and load transfer units including transis- 
tors and diodes connected in series and leading to a 
common power output, each of the transistors being 
controller switchable subject to voltage levels of the 
respective input and output sides of said transistors, and 
the voltage and current level of said common power 
output. The system is part of an interconnection scheme 
in which all but one of the power sources is connected 
to a single load transfer unit, enabling the survival of at 
least a single power source with the failure of one of the 
load transfer units. 
2 Claims, 4 Drawing Figures 
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ELECTRIC POWER DISTRIBUTION AND LOAD 
TRANSFER SYSTEM 
DISCLOSURE OF INVENTION 
According to the invention, electrical power is sup- 
plied (e.g. to a flight computer) through a load transfer 
The Government has rights in this patent under Con- 5 unit. The load transfer unit in turn is supplied by sev- 
eral, for example four out of a possible five independent 
power sources, each of which is independently capable 
of fully powering the computer alone. DESCRIPTION 
TECHNICAL FIELD According to the invention, an electric power distri- 
The invention herein relates to electric power distri- 10 bution and load transfer system is provided for insuring 
bution and load transfer systems, and more particularly that at least One Of connected to 
to those that utilize solid-state circuitry to corresponding load transfer units is fault free in the case 
provide essentially uninterruptible power to a flight Of a Single One Of said load transfer Units failing. 
control computer system. Each load transfer unit monitors each of the four 
l 5  power sources as well as the power output to the flight 
BACKGROUNDART control computer. Upon detecting an abnormal voltage 
Presently known systems for providing uninterrupti- condition, it automatically switches the computer to 
ble power to flight control computer systems include another one of the available Power sources. 
power supply systems having capacitor banks to store 2o According to the invention, all but one of several 
energy and to supply power to the flight control com- Power Sources are connected to each of several load 
puter system during primary power interruptions. transfer units, permitting the survival of at least one 
Additionally, flight control computers have in the power source (the disconnected one) in the event that 
past utilized diode-isolated multiple power supplies. In one of said load transfer units is destroyed, possibly 
at least one of such diode-isolated power supplies, 25 rendering inoperable all of the power sources con- 
nickle cadmium batteries were employed for energy nected to the destroyed load transfer unit. 
tract No. NASS-I 1058 awarded by NASA. 
power 
BRIEF DESCRIPTION OF THE DRAWING storage. In addition, power supplies employing multicoil 
transformers for maintaining DC power upon loss of FIG. 1 is a schematic of the power distribution sys- 
one or more of the AC primary sources, a;e also well 3o tem generally; 
known. 
However, each of these systems is hampered by sub- 
stantial disadvantages. For example, capacitor banks for 
power storage typically need to be very large in order 
to provide a reasonably adequate power storage time. 35 
Moreover, the storage capacity of the capacitor banks 
BEST MODE FOR CARRYING OUT THE deteriorates with the failure of individual capacitors of the bank. Such failures are difficult to detect. Moreover, 
the capacitors are flammable and can be dangerous. INVENTION 
Referring to FIG. 1, a complete power distribution 
supplies, a ground fault at the flight control computer system may supply four devices, e.g. independent flight 
would simultaneously affect each of the system power control computers 13 through corresponding load 
sources. Also, a single over-voltage transient can pass transfer units 18. According to the invention, this ar- 
through the diode source connection and detrimentally rangement is effective for increasing the level of cer- 
affect all computers tied to that bus. Additionally, no 45 tainty that at least one fault-free source is available in 
capability exists in such a system to establish power the event that a particular load transfer unit 18 should 
source priorities. fail. This can happen for example by a short circuit at 
Diode-isolated dual-source supplies featuring batter- any of electric power leads or inputs 19 from a primary 
ies have all the disadvantages of diode isolated multiple or alternate DC power source 21 or from a battery 
prime-source supplies, and others in addition. For exam- 50 source 22 leading to the load transfer units 18. Such a 
ple, such sources are subject to the added difficulty of combination of power and battery sources is typical of 
needing to measure the charge state of the nickle cad- contemporary aircraft systems. 
mium batteries employed. Beyond this, the nickle cad- The input leads 19 from the respective power sources 
mium battery packs are heavy and require considerable 21 and battery source 22, are staggered as shown in 
maintenance. Finally, multicoil transformer supplies 55 FIG. 1 to enable continued operation of all but one of 
offer no over-voltage protection; and, a short circuit in flight control computers 13, if a single one of the load 
any one of the coils can cause a complete loss of power transfer units 18 is destroyed, as in battle for example, 
affecting the entire computer system. and all of the four input leads 19 to that load transfer 
An object of the invention is to provide an electric unit are simultaneously shorted out. 
power distribution and load transfer system, which 60 The power inputs 19 are effective for connecting the 
applies any of a plurality of separate power sources, power sources 21 with the load transfer units according 
each of the units being isolated with respect to each to an interconnection scheme in which each of the 
other. power sources is connected to all but one of the load 
According to the invention, an electric power distri- transfer units, the omitted one of the load transfer units 
bution and load transfer system is provided for insuring 65 18 being different for each of the power sources. As a 
that at least one of several power sources connected to consequence of this arrangement, the inadvertent 
corresponding lead transfer units is fault free in the case grounding of all of the inputs or leads 19 to any one of 
of a single one of said load transfer units failing. the load transfer units 18 can have no impact upon the 
FIG. 2 is a schematic diagram of a load transfer unit 
FIG. 3 is a schematic of the window comparators 
FIG. 4 is a flowchart indicating a preferred sequence 
according to the invention herein; 
employed with the power distribution system; and 
of operation. 
In the case of diode-isolated multiple source power 40 
. 
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single one of the power sources 21 not connected to the 
affected load transfer unit 18. 
Each load transfer unit 18 as shown in FIG. 2 in- 
cludes a four-channel, preferably solid-state switching 
circuit supplying power to a corresponding one of the 
flight control computers 13. Such load transfer units 18 
provide the fast switching speeds necessary to keep the 
flight control computers 13 operational and adequately 
powered. Further, the use of the solid-state components 
as indicated hereinafter establishes substantially more 
reliable load transfer units 18 than is possible with elec- 
tromechanical components. 
Each load transfer unit 18, according to a preferred 
embodiment of the invention, has four of a possible five 
power inputs 19, each acting independently to provide 
a sufficient level of power for effective operation of a 
given flight control computer. 
The load transfer unit 18 selects which of the inputs 
19 is to power a corresponding flight control computer 
13, according to a predetermined priority system. For 
example, the power sources 21 and battery source 22 
can sequentially be assigned priorities as indicated in 
FIG. 1 by the numbers adjacent the input power leads 
19 outside of the LTUs 18. 
As shown in FIG. 2, each of the inputs 19 is subject to 
detection along one of voltage detection leads 61 for 
abnormal voltage conditions including insufficient or 
excessive voltage levels. Upon detection of an abnormal 
voltage condition, the load transfer unit 18 automati- 
cally switches to a lower level of priority input 19. 
Should the original higher priority input 19 subse- 
quently become available at a normal acceptable level 
of voltage, the load transfer unit 18 automatically 
switches back to that input 19 after a short time delay. 
Each load transfer unit 18 additionally has a single 
power output 31, which is monitored for an overstress 
condition as shown in FIG. 2. This overstress can mani- 
fest itself in either an excessive output voltage or cur- 
rent. Upon sensing a current overload without a con- 
current voltage rise, provided the current overload is of 
sufficient duration such as for example over five (5) 
milliseconds, the load transfer unit 18 latches into an 
off-state under controller 99 direction until all power is 
removed from the unit. The load transfer unit 18 then 
resets, enabling power operation to be reinitiated at a 
later point. In the event of a voltage overstress, the load 
transfer unit 18 verely switches to a lower priority level 
input power lead 19. 
The switching time of the load transfer unit 18 is 
one-half of the hold-up time of a flight control com- 
puter 13 after loss of power, the total hold-up time being 
600 microseconds for a particular known application. 
The computer hold-up time is defined as the time inter- 
val between power interruption and performance deg- 
radation of the computer. 
Each power or battery source, 21 or 22, is suitably 
electrically connected to its corresponding load transfer 
unit 18 through a suitable low-pass power filter 41 effec- 
tive for suppressing voltage spikes and high frequency 
oscillations occurring during operation in intense elec- 
tromagnetic interference, electromagnetic pulse or 
lightning environments. A suitable filter according to 
the invention herein is an Erie 1202-056 pi-type filter 
effective for establishing an attenuation of eight (8) 
decibel at ten (10) megahertz. 
Power is routed in each case through a power transis- 
tor 44 and power diode 47 arranged in series, thereby 
establishing required redundancy and isolation in the 
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4 
event of component failure, while concurrently present- 
ing a simple configuration of components and a low 
level of internal power dissipation. In one embodiment 
of the invention, a 120 volt, 50 ampere pnp power tran- 
sistor JANTX2N6379 can be employed. The corre- 
sponding power diode can for example be a 600 volt, 35 
ampere JANTXINll90 diode. The diodes 47 are com- 
monly connected before the corresponding one of 
power outputs 31, leading power through current sen- 
sor 55, such as for example a Hall effect current sensor. 
Information regarding the output voltage and current 
of the LTU 18 is analog in form, and is converted to 
digital form at analog to digital unit 73' for input to 
controller 99. A single conductor 56 then carries the 
output power to the associated flight control computer 
13. 
An input comparator 66 which is preferably a win- 
dow comparator as shown in greater detail in FIG. 3, 
detects the input voltage levels at the respective power 
inputs 19 through detection leads 61. Details of the 
window comparator 66 and associated circuitry are 
shown in FIG. 3. 
Similar detection leads 62 provide output compara- 
tors 67 with indications of the voltage levels on the 
output side of transistors 44. The output comparators 67 
detect abnormal over- and under-voltage conditions 
regarding the voltage levels on the outputs of transis- 
tors 44. 
This arrangement is effective for monitoring the con- 
tinued operation of all power sources 21 and 22 within 
MIL-STD-704 voltage limits. Further, this provides 
information regarding whether all of the transistors 44 
are in proper conductive or non-conductive states, and 
whether each diode 47 is suitably reverse biased. 
Comparators 66 and 67 and the discrete logic ele- 
ments shown in FIG. 3 are used to lighten the computa- 
tional load of controller 99, such as a microprocessor, 
for example one manufactured by Intel under model 
number 8022, thereby increasing cycle speed. The con- 
troller 99 is effective for switching transistors 44 on and 
off by signals sent through a suitable buffer 99' and 
current limiting resistors 100. 
The circuit in FIG. 3 shows the arrangement of a 
window comparator for detecting a single one of input 
voltages along one of detection lines 61. High and low 
voltage thresholds, respectively VH and VL, are set by 
selecting appropriate resistances for series resistors 87, 
88 and 89. The high side of resistor 87 is for example set 
at positive 10 volts DC, thereby establishing the high 
voltage threshold VHand the low voltage threshold VL. 
at respectively diminishing fractions of ten volts. Re- 
spective comparators 95' are connected as shown in 
FIG. 3. 
FIG. 3 further shows a filter circuit 91 including 
resistors 93 and 94 and capacitor 95 in parallel with 
resistor 94, effective for providing a delay to slow cir- 
cuit response to approximately 50 microseconds from a 
natural speed of approximately two (2) microseconds. 
Resistor 93 additionally scales down the detected volt- 
age to an appropriate comparison level. 
Thus, if the detected voltage provided along lead 61 
is within limits and scaled down by resistor 93, for input 
to comparators 95' on a single LM139A chip for exam- 
ple (one-hald thereof is shown), and the high and low 
voltages are applied to the remaining respective inputs 
of the comparators 95', the output voltage from the 
comparator is high. 
4,638,175 
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This level is accordingly applied to the input of ana- Then a check is made (block 220) whether the LTU 
log-to-digital converter 96, and transferred in modified output voltage and each of the transistor output volt- 
form to controller 99 for interpretation. ages are within limits. Next, block 230 checks whether 
The voltage and current levels at power output 31 are the LTU output current is within limits. Finally, a 
proportionately sensed for exact indication levels, along 5 check as per block 240 is performed to determine 
respective voltage and current detection leads 73 and whether the output voltages for all off-transistors are 
74, because the initial turn-on voltage is feedback con- actually at zero, or within a prescribed range equivalent 
trolled in a ramp format and thus increases gradually, to zero. 
requiring monitoring during the entire evolution. Should any of the aforementioned conditions not be 
Accordingly, faults and power-source over-voltages 10 met, further checks and certain responses are performed 
with respect to any of flight control computers 13 can as set forth below. For example, if the output LTU 
be anticipated by calculating the rate of output voltage voltage or any of the transistor Output are 
and current change. above limits, an LTU fault is recognized by the control- 
~ 1 1  load transfer unit circuits are initially powered-up ler 99 and an associated fault code is stored in memory, 
which is subsequently removed. Lead 101 is connected If the LTU output current is above limits, all transis- 
to the anode of a power diode 203. After turn-on, the tors 44 are disabled, and an output device fault, such as 
load transfer unit 18 is powered from the power output a fault at the flight control computer 13, is signalled, as 
31 along leads 73 and 75 through another power diode "ggested by 330 and 43'.
206 as shown in FIG. 2. A capacitor 104 or several 20 If the output voltage for any of the off-transistors is not zero, then the particular one or ones of transistors capacitors in parallel effectively store sufficient charge 44 are turned off and the associated channel number is from lead 101 or power output 31 through power diode removed from the priority list, as indicated at block 340. 
through power diode 210 all functions of the load trans- 25 fault indication is signalled. 
fer unit 18 and controller 99, despite possible interrupts whether the and reconfigurations. The combination of resistor 207 on-transistor and channel actually correspond to the 
of charging, while nonetheless permitting unrestricted the transistor 44 corresponding to the highest priority 
discharge to Power the controller 99 and the load trans- 30 Source is turned on. As block 350 shows, the presently 
fer unit 18. on source and transistor are turned off. 
In the event that the output LTu current is below 
corresponding overcurrent at the output, transistor ~ 6 ~ 9 9  
35 is turned on and the previous ramped-up transistor 
'cn- 1 9 9  is disabled, as suggested at block 500. 
The information disclosed above may lead individu- 
als skilled in the art to conceive of related embodiments 
which nonetheless fall within the scope of the invention 
surges 40 addressed herein. Accordingly, attention is directed to 
the claims which follow, since these specify the precise 
bounds of the invention. 
by an internal or external turn-on voltage at input 101, 15 as indicated at respective blocks 320 and 420. 
206 and resistor 207, to maintain discharge Additionally, as block 440 suggests, an associated LTU 
Next, a check is conducted to 
and diode 210 protects capacitor lo4 from too fast a rate power of highest priority (see block 250). If not, 
Should power to the load transfer unit 18 be lost for 
104, the unit 18 shuts down until it receives another 
turn-on pulse through input 101. 
A wraparound signal lead 149 through current limit- 
ing resistor 303, for example at 10K ohm, is effective for 
puter 13. 
from reaching the flight control computer 13. More- 
over, the input voltage detection leads 61 are effective 
for timely detection of over-voltages, causing controller 
99 to disable the affected channel before any damage is 
sustained. Should an over-voltage develop in a Powered 45 
channel, the load transfer unit 18 deenergizes the tran- 
sistor 44 and switches away therefrom. 
FIG. 4 is a flowchart indicating controller 99 opera- 
tion according to a preferred scheme of operation. Once 
operation is started, as by ramping up a turn-on power 50 
level on line 101 (see FIG. 21, a lookup table is estab- 
lished defining power source and channel priorities (see 
block 200) and all sensors are checked for correct start- 
up status, as indicated at decision block 201. 
any of transistors 44 are out of bounds or not in correct 
on or off status, indicating a failed transistor or diode, 
the associated power channel is turned off by disabling 
the corresponding transistor 44, as suggested at block 
204 of the flowchart. 
Decision block 206 then decides whether there are 
sufficient remaining operable components to permit 
effective operation. If so, operation continues, as dis- 
cussed below. 
sponding transistor, since that is the selected channel of 
highest priority, as indicated in respective blocks 210 
and 211. 
a period beyond the discharge capacity Of the capacitor limits, or the output voltages are above limits without a 
detecting the voltage level actually supplied to the corn- 
Power transistor effectively blocks 
we claim: 
1. A power distribution system, comprising: 
at least two switch means for controlling the applica- 
tion of power from a plurality of power sources, to 
a power output; 
at least two current means for preventing reverse 
power flow through respective ones of said plural- 
ity of switch means; and 
processing means for providing control signals to 
operate said switch means, effective to switch re- 
spective ones of said power sources between on 
and off states with respect to said power output; 
characterized by: 
first voltage detection means for detecting the levels 
of first voltages at a first side of corresponding ones 
of said switch means; 
first comparator means for comparing the voltages 
detected by said first voltage detection means to 
selected upper and lower voltage thresholds and 
for providing a signal indication of an abnormal 
voltage condition to said processing means when 
any of said first detected voltages are at a level not 
within the bounds of said upper and lower voltage 
thresholds, said processing means responding to 
said abnormal signal indicator such that power 
sources are selectively switched with respect to 
If any of the input or output voltages with regard to 55 
60 
Initially, channel "1" is ramped up through its corre- 65 
7 
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said power output in view of any abnormal voltage 
conditions. 
2. The system of claim 1, further characterized by: 
second voltage detection means for detecting the 
levels of voltages at another side of corresponding 5 
ones of said plurality of switch means; and 
second comparator means for comparing the voltages 
8 
detected by said second voltage detection means to 
at least a lower voltage threshold, and for provid- 
ing indications of abnormal voltage conditions to 
said processing means, when any of said second 
detected voltages is at a level not above said lower 
voltage threshold. 
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